Datasheet4U Logo Datasheet4U.com

IS61QDB21M36A - 36Mb QUAD (Burst 2) Synchronous SRAM

Download the IS61QDB21M36A datasheet PDF. This datasheet also covers the IS61QDB22M18A variant, as both devices belong to the same 36mb quad (burst 2) synchronous sram family and are provided as variant models within a single manufacturer datasheet.

General Description

memory (SRAM) devices.

eliminating the need for high-speed bus turnaround.

all internal operations are self-timed.

Key Features

  • 1Mx36 and 2Mx18 configuration available.
  • On-chip Delay-Locked Loop (DLL) for wide data valid window.
  • Separate independent read and write ports with concurrent read and write operations.
  • Synchronous pipeline read with EARLY write operation.
  • Double Data Rate (DDR) interface for read and write input ports.
  • Fixed 2-bit burst for read and write operations.
  • Clock stop support.
  • Two input clocks (K and K#) for address and control registering at rising edge.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (IS61QDB22M18A-ISSI.pdf) that lists specifications for multiple related part numbers.

Full PDF Text Transcription for IS61QDB21M36A (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for IS61QDB21M36A. For precise diagrams, and layout, please refer to the original PDF.

IS61QDB22M18A IS61QDB21M36A 2Mx18, 1Mx36 36Mb QUAD (Burst 2) Synchronous SRAM JANUARY 2015 FEATURES  1Mx36 and 2Mx18 configuration available.  On-chip Delay-Locked Loop...

View more extracted text
 1Mx36 and 2Mx18 configuration available.  On-chip Delay-Locked Loop (DLL) for wide data valid window.  Separate independent read and write ports with concurrent read and write operations.  Synchronous pipeline read with EARLY write operation.  Double Data Rate (DDR) interface for read and write input ports.  Fixed 2-bit burst for read and write operations.  Clock stop support.  Two input clocks (K and K#) for address and control registering at rising edges only.  Two output clocks (C and C#) for data output control.  Two echo clocks (CQ and CQ#) that are delivered simultaneously with data.  +1.8V core power sup

More Datasheets from ISSI (now Infineon)

Part Number Description
IS61QDB21M36 QUAD (Burst of 2) Synchronous SRAMs
IS61QDB21M36C 36Mb QUAD Synchronous SRAM
IS61QDB21M18A 18Mb QUAD (Burst 2) Synchronous SRAM
IS61QDB21M18C 18Mb QUAD Synchronous SRAM
IS61QDB22M18 QUAD (Burst of 2) Synchronous SRAMs
IS61QDB22M18A 36Mb QUAD (Burst 2) Synchronous SRAM
IS61QDB22M18C 36Mb QUAD Synchronous SRAM
IS61QDB22M36 QUAD (Burst of 2) Synchronous SRAMs
IS61QDB22M36A 72Mb QUAD (Burst 2) Synchronous SRAM
IS61QDB24M18 QUAD (Burst of 2) Synchronous SRAMs