IS61QDB22M36A sram equivalent, 72mb quad (burst 2) synchronous sram.
* 2Mx36 and 4Mx18 configuration available.
* On-chip Delay-Locked loop (DLL) for wide data valid window.
* Separate independent read and write ports with conc.
where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system o.
The and are
synchronous, high-performance CMOS static random access
memory (SRAM) devices. These SRAMs have separate I/Os,
eliminating the need for high-speed bus turnaround. The
rising edge of K clock initiates the read/write operation, and
al.
Image gallery
Download