IS61QDP2B21M18A - 18Mb QUADP (Burst 2) Synchronous SRAM

Datasheet Details

Part number	IS61QDP2B21M18A
Manufacturer	ISSI
File Size	611.89 KB
Description	18Mb QUADP (Burst 2) Synchronous SRAM
Datasheet	IS61QDP2B21M18A-ISSI.pdf

at page 6 for each ODT option.

512Kx36 and 1Mx18 configuration available.
On-chip Delay-Locked Loop (DLL) for wide data valid window.
Separate independent read and write ports with concurrent read and write operations.
Synchronous pipeline read with EARLY write operation.
Double Data Rate (DDR) interface for read and write input ports.
2.0 Cycle read latency.
Fixed 2-bit burst for read and write operations.
Clock stop support.
Two input clocks (K and K#) for address and co.

📁 IS61QDP2B21M18A Similar Datasheet

IS61C1024 - 128K x 8 HIGH-SPEED CMOS STATIC RAM (Integrated Silicon Solution)
IS61C1024L - 128K x 8 HIGH-SPEED CMOS STATIC RAM (Integrated Silicon Solution)
IS61C256 - 32K x 8 Low Voltage CMOS STATIC RAM (Integrated Silicon Solution)
IS61C25616 - 256K x 8 High Speed CMOS STATIC RAM (Integrated Silicon Solution)
IS61C25616AL - 256K x 16 HIGH-SPEED CMOS STATIC RAM (Integrated Silicon Solution)
IS61C25616AS - 256K x 16 HIGH-SPEED CMOS STATIC RAM (Integrated Silicon Solution)
IS61C256AH - 32K x 8 HIGH-SPEED CMOS STATIC RAM (Integrated Silicon Solution)
IS61C256AL - 32K x 8 High Speed CMOS STATIC RAM (Integrated Silicon Solution)

Other Datasheets by ISSI

Published: Jun 10, 2016 |