Datasheet4U Logo Datasheet4U.com

IS61QDPB21M18A - 18Mb QUADP (Burst 2) Synchronous SRAM

📥 Download Datasheet

Preview of IS61QDPB21M18A PDF
datasheet Preview Page 2 datasheet Preview Page 3

Datasheet Details

Part number IS61QDPB21M18A
Manufacturer ISSI
File Size 600.50 KB
Description 18Mb QUADP (Burst 2) Synchronous SRAM
Datasheet download datasheet IS61QDPB21M18A-ISSI.pdf

IS61QDPB21M18A Product details

Description

The and are synchronous, high- performance CMOS static random access memory (SRAM) devices.These SRAMs have separate I/Os, eliminating the need for high-speed bus turnaround.The rising edge of K clock initiates the read/write operation, and all internal operations are self-timed.Refer to the for a description of the basic operations of these SRAMs.Read and write addresses are registered on alternating rising edges of the K clock.Read and write performed in double data rate.The

Features

Other Datasheets by ISSI
Published: |