IS61QDPB24M18C - 72Mb QUADP Synchronous SRAM

Product Overview

ISSI

Part number	IS61QDPB24M18C
Manufacturer	ISSI
File Size	756.28 KB
Description	72Mb QUADP Synchronous SRAM
Datasheet	IS61QDPB24M18C Datasheet
Additional preview pages of the IS61QDPB24M18C datasheet.

at page 6 for each ODT option.

2Mx36 and 4Mx18 configuration available.
On-chip Delay-Locked Loop (DLL) for wide data valid window.
Separate independent read and write ports with concurrent read and write operations.
Max. 450 MHz clock for high bandwidth.
Synchronous pipeline read with EARLY write operation.
Double Data Rate (DDR) interface for read and write input ports.
2.5 Cycle read latency.
Fixed 2-bit burst for read and write operations.
Two input clocks (K and K#) fo.

📁 Similar Datasheet

IS61C1024 - 128K x 8 HIGH-SPEED CMOS STATIC RAM (Integrated Silicon Solution)
IS61C1024L - 128K x 8 HIGH-SPEED CMOS STATIC RAM (Integrated Silicon Solution)
IS61C256 - 32K x 8 Low Voltage CMOS STATIC RAM (Integrated Silicon Solution)
IS61C25616 - 256K x 8 High Speed CMOS STATIC RAM (Integrated Silicon Solution)
IS61C25616AL - 256K x 16 HIGH-SPEED CMOS STATIC RAM (Integrated Silicon Solution)
IS61C25616AS - 256K x 16 HIGH-SPEED CMOS STATIC RAM (Integrated Silicon Solution)
IS61C256AH - 32K x 8 HIGH-SPEED CMOS STATIC RAM (Integrated Silicon Solution)
IS61C256AL - 32K x 8 High Speed CMOS STATIC RAM (Integrated Silicon Solution)

Other Datasheets by ISSI

Published: Feb 18, 2024 |