Datasheet4U Logo Datasheet4U.com

IS61QDPB42M36A2 - 72Mb QUADP (Burst 4) SYNCHRONOUS SRAM

Download the IS61QDPB42M36A2 datasheet PDF. This datasheet also covers the IS61QDPB44M18A variant, as both devices belong to the same 72mb quadp (burst 4) synchronous sram family and are provided as variant models within a single manufacturer datasheet.

General Description

at page 6 for each ODT option.

The 72Mb IS61QDPB42M36A/A1/A2 and IS61QDPB44M18A/A1/A2 are synchronous, highperformance CMOS static random access memory (SRAM) devices.

These SRAMs have separate I/Os, eliminating the need for high-speed bus turnaround.

Key Features

  • 2Mx36 and 4Mx18 configuration available.
  • On-chip Delay Locked Loop (DLL) for wide data valid window.
  • Separate independent read and write ports with concurrent read and write operations.
  • Synchronous pipeline read with late write operation.
  • Double Data Rate (DDR) interface for read and write input ports.
  • 2.5 cycle read latency.
  • Fixed 4-bit burst for read and write operations.
  • Clock stop support.
  • Two input clocks (K and K#) for address and contr.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (IS61QDPB44M18A-ISSI.pdf) that lists specifications for multiple related part numbers.

Full PDF Text Transcription for IS61QDPB42M36A2 (Reference)

Note: Below is a high-fidelity text extraction (approx. 800 characters) for IS61QDPB42M36A2. For precise diagrams, and layout, please refer to the original PDF.

IS61QDPB44M18A/A1/A2 IS61QDPB42M36A/A1/A2 4Mx18, 2Mx36 72Mb QUADP (Burst 4) SYNCHRONOUS SRAM (2.5 Cycle Read Latency) NOVEMBER 2014 FEATURES  2Mx36 and 4Mx18 configurati...

View more extracted text
cle Read Latency) NOVEMBER 2014 FEATURES  2Mx36 and 4Mx18 configuration available.  On-chip Delay Locked Loop (DLL) for wide data valid window.  Separate independent read and write ports with concurrent read and write operations.  Synchronous pipeline read with late write operation.  Double Data Rate (DDR) interface for read and write input ports.  2.5 cycle read latency.  Fixed 4-bit burst for read and write operations.  Clock stop support.  Two input clocks (K and K#) for address and control registering at rising edges only.  Two echo clocks (CQ and CQ#) that are delivered simultaneously with data.  Data Valid

More Datasheets from ISSI (now Infineon)

Part Number Description
IS61QDPB42M36A 72Mb QUADP (Burst 4) SYNCHRONOUS SRAM
IS61QDPB42M36A1 72Mb QUADP (Burst 4) SYNCHRONOUS SRAM
IS61QDPB42M36 QUADP (Burst of 4) Synchronous SRAMs
IS61QDPB42M36B 72Mb QUADP SYNCHRONOUS SRAM
IS61QDPB42M36B1 72Mb QUADP SYNCHRONOUS SRAM
IS61QDPB42M36B2 72Mb QUADP SYNCHRONOUS SRAM
IS61QDPB42M36C 72Mb QUADP SYNCHRONOUS SRAM
IS61QDPB42M36C1 72Mb QUADP SYNCHRONOUS SRAM
IS61QDPB42M36C2 72Mb QUADP SYNCHRONOUS SRAM
IS61QDPB42M18A 36Mb QUADP (Burst 4) SYNCHRONOUS SRAM