* Internal self-timed write cycle
* Individual Byte Write Control and Global Write
* Clock controlled, registered address, data and control
* Burst sequence control using MODE input
* Three chip enable option for simple depth expansion and address pipelining
* Common data inp
IS64LPS12832EC Datasheet (2.16 MB)
IS64LPS12832EC
ISSI
2.16 MB
Single cycle deselect sram.
IS61(4)LPS12836EC/IS61(4)VPS12836EC/IS61(4)LPS12832EC IS61(4)VPS12832EC/IS61(4)LPS25618EC/IS61(4)VPS25618EC 128K x36/32 and 256K x18 4Mb, ECC, SYNCHRO.
📁 Related Datasheet
IS64LPS12832A 4Mb SYNCHRONOUS PIPELINED SINGLE CYCLE DESELECT STATIC RAM (Integrated Silicon Solution)
IS64LPS12836A 4Mb SYNCHRONOUS PIPELINED SINGLE CYCLE DESELECT STATIC RAM (Integrated Silicon Solution)
IS64LPS12836EC SINGLE CYCLE DESELECT SRAM (ISSI)
IS64LPS102436B 36Mb Single CYCLE DESELECT STATIC RAM (ISSI)
IS64LPS204818B 36Mb Single CYCLE DESELECT STATIC RAM (ISSI)
IS64LPS25618A 4Mb SYNCHRONOUS PIPELINED SINGLE CYCLE DESELECT STATIC RAM (Integrated Silicon Solution)
IS64LPS25618EC SINGLE CYCLE DESELECT SRAM (ISSI)
IS64LPS25636A Single CYCLE DESELECT STATIC RAM (ISSI)
IS64LPS25636B 9Mb Single CYCLE DESELECT STATIC RAM (ISSI)
IS64LF12832A (IS6xxFxxxxxA) Synchronous Flow-through Static RAM (ISSI)
