Datasheet4U Logo Datasheet4U.com

IS64LPS12836EC - SINGLE CYCLE DESELECT SRAM

This page provides the datasheet information for the IS64LPS12836EC, a member of the IS61LPS12836EC SINGLE CYCLE DESELECT SRAM family.

Description

The 4Mb product family

Features

  • Internal self-timed write cycle.
  • Individual Byte Write Control and Global Write.
  • Clock controlled, registered address, data and control.
  • Burst sequence control using MODE input.
  • Three chip enable option for simple depth expansion and address pipelining.
  • Common data inputs and data outputs.
  • Auto Power-down during deselect.
  • Single cycle deselect.
  • Snooze MODE for reduced-power standby.
  • JEDEC 100-pin QFP, 165-ball BGA and 119- ball BGA packages.

📥 Download Datasheet

Datasheet preview – IS64LPS12836EC

📁 Similar Datasheet

  • IS64LPS12836A - 4Mb SYNCHRONOUS PIPELINED SINGLE CYCLE DESELECT STATIC RAM (Integrated Silicon Solution)
  • IS64LPS12832A - 4Mb SYNCHRONOUS PIPELINED SINGLE CYCLE DESELECT STATIC RAM (Integrated Silicon Solution)
  • IS64LPS25618A - 4Mb SYNCHRONOUS PIPELINED SINGLE CYCLE DESELECT STATIC RAM (Integrated Silicon Solution)
  • IS64LV51216 - (IS61LV51216 / IS64LV51216) 512K x 16 HIGH SPEED ASYNCHRONOUS CMOS STATIC RAM (Integrated Silicon Solution)
  • IS64C25616AL - 256K x 16 HIGH-SPEED CMOS STATIC RAM (Integrated Silicon Solution)
  • IS64C25616AS - 256K x 16 HIGH-SPEED CMOS STATIC RAM (Integrated Silicon Solution)
  • IS64C6416AL - 64K x 16 HIGH-SPEED CMOS STATIC RAM (Integrated Silicon Solution)
  • IS64VPS12836A - 4Mb SYNCHRONOUS PIPELINED SINGLE CYCLE DESELECT STATIC RAM (Integrated Silicon Solution)
  • IS64VPS25618A - 4Mb SYNCHRONOUS PIPELINED SINGLE CYCLE DESELECT STATIC RAM (Integrated Silicon Solution)
  • IS64WV12816DBLL - 128K x 16 HIGH SPEED ASYNCHRONOUS CMOS STATIC RAM (Integrated Silicon Solution)
Other Datasheets by ISSI

Full PDF Text Transcription

Click to expand full text
IS61(4)LPS12836EC/IS61(4)VPS12836EC/IS61(4)LPS12832EC IS61(4)VPS12832EC/IS61(4)LPS25618EC/IS61(4)VPS25618EC 128K x36/32 and 256K x18 4Mb, ECC, SYNCHRONOUS PIPELINED, SINGLE CYCLE DESELECT SRAM APRIL 2017 FEATURES  Internal self-timed write cycle  Individual Byte Write Control and Global Write  Clock controlled, registered address, data and control  Burst sequence control using MODE input  Three chip enable option for simple depth expansion and address pipelining  Common data inputs and data outputs  Auto Power-down during deselect  Single cycle deselect  Snooze MODE for reduced-power standby  JEDEC 100-pin QFP, 165-ball BGA and 119- ball BGA packages  Power supply: LPS: VDD 3.3V (± 5%), VDDQ 3.3V/2.5V (± 5%) VPS: VDD 2.5V (± 5%), VDDQ 2.
Published: |