* such as posted CAS# with additive latency, Write latency = Read latency -1, Off-Chip Driver (OCD) impedance adjustment, and On Die Termination (ODT). All of the control and address inputs are synchronized with a pair of externally supplied differential clocks. Inputs are latched at the cross point
NDB16P
Insignis
1.60 MB
1gb (x16) - ddr2 synchronous dram.
1Gb (x16) DDR2 Synchronous DRAM 64M x 16 bit DDR2 Synchronous DRAM Overview The NDB16P is a high-speed CMOS Double-Data-Rate-Two (DDR2), s.
📁 Related Datasheet
NDB171 Transient Voltage Suppressor Diode (AUK)
NDB301RA Integrated Driver and MOSFET (NIKO-SEM)
NDB4050 N-Channel MOSFET (Fairchild)
NDB4050L N-Channel MOSFET (Fairchild)
NDB4060 N-Channel MOSFET (Fairchild)
NDB4060L N-Channel MOSFET (Fairchild)
NDB408A N-Channel MOSFET (Fairchild)
NDB408AE N-Channel MOSFET (Fairchild)
NDB408B N-Channel MOSFET (Fairchild)
NDB408BE N-Channel MOSFET (Fairchild)
