Datasheet4U Logo Datasheet4U.com

ICS2509C - 3.3V Phase-Lock Loop Clock Driver

Description

The ICS2509C is a high performance, low skew, low jitter clock driver.

It uses a phase lock loop (PLL) technology to align, in both phase and frequency, the CLKIN signal with the CLKOUT signal.

It is specifically designed for use with synchronous SDRAMs.

Features

  • Meets or exceeds PC133 registered DIMM specification 1.1 Spread Spectrum Clock Compatible Distributes one clock input to one bank of five and one bank of four outputs Separate output enable(OEA,OEB) for each output bank Operating frequency 25 MHz to 175 Mhz External feedback input (FBIN) terminal is used to synchrionize the outputs to the clock input No external RC network required Operates at 3.3V Vcc Plas.

📥 Download Datasheet

Datasheet preview – ICS2509C

Datasheet Details

Part number ICS2509C
Manufacturer Integrated Circuit Systems
File Size 248.21 KB
Description 3.3V Phase-Lock Loop Clock Driver
Datasheet download datasheet ICS2509C Datasheet
Additional preview pages of the ICS2509C datasheet.

📁 Similar Datasheet

  • ICS252 - FIELD PROGRAMMABLE DUAL OUTPUT SS VERSACLOCK SYNTHESIZER (Renesas)
  • ICS252BI09L - VCXO Jitter Attenuator & Synchronous Multiplier (Renesas)
  • ICS2008B - SMPTE Time Code Receiver/Generator (Renesas)
  • ICS22002I-01 - CRYSTAL-TOLVHSTL FREQUENCY SYNTHESIZER (IDT)
  • ICS2304NZ-1 - LOW SKEW PCI/PCI-X BUFFER (Renesas)
  • ICS2402 - MULTIPLIER AND ZERO DELAY BUFFER (IDT)
  • ICS2402 - MULTIPLIER AND ZERO DELAY BUFFER (Renesas)
  • ICS280 - Package Outline and Package Dimensions (ICSI)
  • ICS280 - SPREAD SPECTRUM CLOCK SYNTHESIZER (Renesas)
  • ICS290 - Triple PLL Field Prog. Spread Spectrum Clock Synthesizer (Integrated Device Technology)
Other Datasheets by Integrated Circuit Systems
  • ICS2510C - 3.3V Phase-Lock Loop Clock Driver
  • ICS252 - Field Programmable Dual Output SS VersaClock Synthesizer
  • ICS2572 - User-Programmable Dual High-Performance Clock Generator
  • ICS2595 - User-Programmable Dual High-Performance Clock Generator
  • ICS2002 - Wavedec Digital Audio Codec
  • ICS2008B - SMPTE Time Code Receiver/Generator
  • ICS2305 - 3.3 VOLT ZERO DELAY / LOW SKEW BUFFER
  • ICS2309 - 3.3 VOLT ZERO DELAY / LOW SKEW BUFFER

Full PDF Text Transcription

Click to expand full text
Integrated Circuit Systems, Inc. ICS2509C 3.3V Phase-Lock Loop Clock Driver General Description The ICS2509C is a high performance, low skew, low jitter clock driver. It uses a phase lock loop (PLL) technology to align, in both phase and frequency, the CLKIN signal with the CLKOUT signal. It is specifically designed for use with synchronous SDRAMs. The ICS2509C operates at 3.3V VCC and drives up to nine clock loads. One bank of five outputs and one bank of four outputs provide nine low-skew, low-jitter copies of CLKIN. Output signal duty cycles are adjusted to 50 percent, independent of the duty cycle at CLKIN. Each bank of outputs can be enabled or disabled separately via control (OEA and OEB) inputs.
Published: |