Datasheet4U Logo Datasheet4U.com

ICS932S200 - Frequency Timing Generator

Description

The ICS932S200 is a dual CPU clock generator for serverworks HE-T, HE-SL-T, LE-T chipsets for P III type processors in a Dual-CPU system.

Single ended CPU clocks provide faster than 1.5V/ns transition times by parallel connection of 2 CPU pins to each processor.

Features

  • Generates the following system clocks: - 6 CPU clocks ( 2.5V, 100/133MHz) - 6 PCI clocks, including 1 free running(3.3V, 33MHz) - 3 IOAPIC clocks (2.5V, 16.67MHz) - 2 Fixed frequency 66MHz clocks(3.3V, 66MHz) - 2 REF clocks(3.3V, 14.318MHz) - 1 USB clock (3.3V, 48MHz).
  • Efficient power management through PD#, CPU_STOP# and PCI_STOP#.
  • 0.5% typical down spread modulation on CPU, PCI, IOAPIC and 3V66 output clocks.
  • Uses external 14.318MHz crystal. Pin Configur.

📥 Download Datasheet

Datasheet Details

Part number ICS932S200
Manufacturer Integrated Circuit Systems
File Size 98.74 KB
Description Frequency Timing Generator
Datasheet download datasheet ICS932S200 Datasheet

📁 Similar Datasheet

  • ICS932S203 - Frequency Generator (IDT)
  • ICS932S208 - Programmable Timing Control Hub (IDT)
  • ICS932S421B - PCIe Gen2 and QPI Clock (IDT)
  • ICS932S801 - K8 Clock Chip (ICS)
  • ICS932S805C - K8 Clock Chip (IDT)
  • ICS9341 - 133MHz Clock Generator and Integrated Buffer (Renesas)
  • ICS93705 - DDR Phase Lock Loop Zero Delay Clock Buffer (Renesas)
  • ICS93732 - Low Cost DDR Phase Lock Loop Zero Delay Buffer (Renesas)
  • ICS90C64 - Dual Video/Memory Clock Generator (Western Digital)
  • ICS9112-26 - Low Skew Output Buffer (Renesas)
Other Datasheets by Integrated Circuit Systems

Full PDF Text Transcription

Click to expand full text
Integrated Circuit Systems, Inc. ICS932S200 Frequency Timing Generator for Dual Server/Workstation Systems General Description The ICS932S200 is a dual CPU clock generator for serverworks HE-T, HE-SL-T, LE-T chipsets for P III type processors in a Dual-CPU system. Single ended CPU clocks provide faster than 1.5V/ns transition times by parallel connection of 2 CPU pins to each processor. Spread Spectrum may be enabled by driving the SPREAD# pin active. Spread spectrum typically reduces system EMI by 8dB to 10dB. This simplifies EMI qualification without resorting to board design iterations or costly shielding. The ICS932S200 employs a proprietary closed loop design, which tightly controls the percentage of spreading over process and temperature variations.
Published: |