Datasheet4U Logo Datasheet4U.com

ICS87974I - LVCMOS/LVTTL CLOCK GENERATOR

General Description

The ICS87974I is a low skew, low jitter 1-to-15 LVCMOS/ LVTTL Clock Generator/Zero Delay Buffer.

The device has a fully integrated PLL and three banks whose divider ratios can be independently controlled, providing output frequency relationships of 1:1, 2:1, 3:1, 3:2, 3:2:1.

Key Features

  • Fully integrated PLL.
  • Fifteen single ended 3.3V LVCMOS/LVTTL outputs.
  • Two LVCMOS/LVTTL clock inputs for redundant clock.

📥 Download Datasheet

Datasheet Details

Part number ICS87974I
Manufacturer Integrated Device Technology
File Size 157.47 KB
Description LVCMOS/LVTTL CLOCK GENERATOR
Datasheet download datasheet ICS87974I Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
ICS87974I LVCMOS/LVTTL CLOCK GENERATOR Integrated Circuit Systems
ICS87972I 1-TO-12 LVCMOS CLOCK MULTIPLIER/ZERO DELAY BUFFER ICS
ICS87973I-147 1-TO-12 LVCMOS / LVTTL CLOCK MULTIPLIER/ZERO DELAY BUFFER ICS
ICS87973I-147 1-TO-12 LVCMOS/LVTTL CLOCK MULTIPLIER/ZERO DELAY BUFFER IDT
ICS87931I LVCMOS/LVTTL CLOCK MULTIPLIER/ZERO DELAY BUFFER ICS

Other Datasheets by Integrated Device Technology

Part Number Description
ICS87972I-147 1-TO-12 LVCMOS/LVTTL CLOCK MULTIPLIER/ZERO DELAY BUFFER
ICS87001I-01 LVCMOS/LVTTL Clock Divider
ICS8714008I Zero Delay Buffer/ Clock Generator
ICS873991-147 LOW VOLTAGE LVCMOS/LVPECL-TO LVPECL/ECL CLOCK GENERATOR
ICS873991-147 LOW VOLTAGE LVCMOS/LVPECL-TO LVPECL/ECL CLOCK GENERATOR

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
ICS87974I LOW SKEW, 1-TO-15, LVCMOS/LVTTL CLOCK GENERATOR GENERAL DESCRIPTION The ICS87974I is a low skew, low jitter 1-to-15 LVCMOS/ LVTTL Clock Generator/Zero Delay Buffer. The device has a fully integrated PLL and three banks whose divider ratios can be independently controlled, providing output frequency relationships of 1:1, 2:1, 3:1, 3:2, 3:2:1. In addition, the external feedback connection provides for a wide selection of output-to-input frequency ratios. The CLK0 and CLK1 pins allow for redundant clocking on the input and dynamically switching the PLL between two clock sources. Guaranteed low jitter and output skew characteristics make the ICS87974I ideal for those applications demanding well defined performance and repeatability.