*
*
*
*
*
*
*
*
*
*
* 0.5 MICRON CMOS Technology Typical tsk(o) (Output Skew) < 250ps, clocked mode Low input and output leak.

The FCT162511AT/CT 16-bit registered/latched transceiver with parity is built using advanced dual metal CMOS technology. This high-speed, low-power transceiver combines D- type latches and D-type flip-flops to allow data flow in transparent, latche.

IDT54FCT162511AT

IDT54FCT162500AT

IDT54FCT162500CT

IDT54FCT162500ET

IDT54FCT162543AT

IDT54FCT162543CT

IDT54FCT162543ET

IDT54FCT162543T

IDT54FCT162543TE

IDT54FCT162240AT

IDT54FCT162240CT

IDT54FCT162240ET

IDT54FCT162240T