* Vdd/Vddq=2.5V+0.2V (-5, -6, -75)
* Double data rate architecture; two data transfers per clock cycle
* Bidirectional, data strobe (DQS) is transmitted/ r.
This website uses cookies or similar technologies, to enhance your browsing experience and provide personalized recommendations. By continuing to use our website, you agree to our Privacy Policy
Download