Datasheet4U Logo Datasheet4U.com

IS43R32800B Datasheet 256Mb DDR Synchronous DRAM PRELIMINARY INFORMATION

Manufacturer: ISSI (now Infineon)

General Description

: IS43R32800B is a 4-bank x 2,097,152-word x32bit Double Data Rate Synchronous DRAM, with SSTL_2 interface.

All control and address signals are referenced to the rising edge of CLK.

Input data is registered on both edges of data strobe, and output data and data strobe are referenced on both edges of CLK.

Overview

IS43R32800B 8Mx32 256Mb DDR Synchronous DRAM PRELIMINARY INFORMATION MAY.

Key Features

  • Vdd/Vddq=2.5V+0.2V (-5, -6, -75).
  • Double data rate architecture; two data transfers per clock cycle.
  • Bidirectional, data strobe (DQS) is transmitted/ received with data.
  • Differential clock input (CLK and /CLK).
  • DLL aligns DQ and DQS transitions with CLK transitions edges of DQS.
  • Commands entered on each positive CLK edge;.
  • Data and data mask referenced to both edges of DQS.
  • 4 bank operation controlled by BA0, BA1 (B.