IS61DDB42M18 srams equivalent, ddr-ii (burst of 4) cio synchronous srams.
* 1M x 36 or 2M x 18.
* On-chip delay-locked loop (DLL) for wide data valid window.
* Common I/O read and write ports.
* Synchronous pipeline read with la.
Image gallery
Download