Datasheet4U Logo Datasheet4U.com

IS61DDB44M18A Datasheet 72Mb DDR-II (Burst 4) CIO SYNCHRONOUS SRAM

Manufacturer: ISSI (now Infineon)

General Description

The 72Mb IS61DDB42M36A and IS61DDB44M18A are synchronous, high-performance CMOS static random access memory (SRAM) devices.

These SRAMs have a common I/O bus.

The rising edge of K clock initiates the read/write operation, and all internal operations are self-timed.

Overview

IS61DDB44M18A IS61DDB42M36A 4Mx18, 2Mx36 72Mb DDR-II (Burst 4) CIO SYNCHRONOUS SRAM JANUARY.

Key Features

  • 2Mx36 and 4Mx18 configuration available.
  • On-chip delay-locked loop (DLL) for wide data valid window.
  • Common I/O read and write ports.
  • Synchronous pipeline read with late write operation.
  • Double Data Rate (DDR) interface for read and write input ports.
  • Fixed 4-bit burst for read and write operations.
  • Clock stop support.
  • Two input clocks (K and K#) for address and control registering at rising edges only.
  • Two input clocks (C and C#) for data ou.