Datasheet4U Logo Datasheet4U.com

IS61NLP409618B Datasheet PIPELINE (NO WAIT) STATE BUS SRAM

Manufacturer: ISSI (now Infineon)

Download the IS61NLP409618B datasheet PDF. This datasheet also includes the IS61NLP204836B variant, as both parts are published together in a single manufacturer document.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (IS61NLP204836B-IntegratedSiliconSolution.pdf) that lists specifications for multiple related part numbers.

General Description

The 72 Meg product family

Overview

IS61NLP204836B/IS61NVP/NVVP204836B IS61NLP409618B/IS61NVP/NVVP409618B  2M x 36 and 4M x 18 JULY 2019 72Mb, PIPELINE 'NO WAIT' STATE BUS.

Key Features

  • 100 percent bus utilization.
  • No wait cycles between Read and Write.
  • Internal self-timed write cycle.
  • Individual Byte Write Control.
  • Single R/W (Read/Write) control pin.
  • Clock controlled, registered address, data and control.
  • Interleaved or linear burst sequence control us- ing MODE input.
  • Three chip enables for simple depth expansion and address pipelining.
  • Power Down mode.
  • Common data inputs and data out.