Datasheet4U Logo Datasheet4U.com

IS61NSCS51236 - Synchronous SRAM

Download the IS61NSCS51236 datasheet PDF (IS61NSCS25672 included). The manufacturer datasheet provides complete specifications, pinout details, electrical characteristics, and typical applications for synchronous sram.

Description

Because SigmaRAM is a synchronous device, address, data Inputs, and read/write control inputs are captured on the rising edge of the input clock.

Write cycles are internally self-timed and initiated by the rising edge of the clock input.

Features

  • JEDEC SigmaRam pinout and package standard.
  • Single 1.8V power supply (VCC): 1.7V (min) to 1.9V (max).
  • Dedicated output supply voltage (VCCQ): 1.8V or 1.5V typical.
  • LVCMOS-compatible I/O interface.
  • Common data I/O pins (DQs).
  • Single Data Rate (SDR) data transfers.
  • Pipelined (PL) read operations.
  • Double Late Write (DLW) write operations.
  • Burst and non-burst read and write operations, selectable via dedicated control.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (IS61NSCS25672_IntegratedSiliconSolution.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Other Datasheets by Integrated Silicon Solution

Full PDF Text Transcription

Click to expand full text
IS61NSCS25672 IS61NSCS51236 Σ RAM 256K x 72, 512K x 36 Features • JEDEC SigmaRam pinout and package standard • Single 1.8V power supply (VCC): 1.7V (min) to 1.9V (max) • Dedicated output supply voltage (VCCQ): 1.8V or 1.
Published: |