* Internal self-timed write cycle
* Individual Byte Write Control and Global Write
* Clock controlled, registered address, data and control
* Burst sequence control using MODE input
* Three chip enable option for simple depth ex- pansion and address pipelini
IS64LPS25618A Datasheet (540.52 KB)
IS64LPS25618A
Integrated Silicon Solution
540.52 KB
4mb synchronous pipelined single cycle deselect static ram.
IS61(64)LPS12832A IS61(64)LPS12836A IS61(64)VPS12836A IS61(64)LPS25618A IS61(64)VPS25618A 128K x 32, 128K x 36, 256K x 18 DECEMBER 2013 4 Mb SYNCHR.
📁 Related Datasheet
IS64LPS25618EC SINGLE CYCLE DESELECT SRAM (ISSI)
IS64LPS25636A Single CYCLE DESELECT STATIC RAM (ISSI)
IS64LPS25636B 9Mb Single CYCLE DESELECT STATIC RAM (ISSI)
IS64LPS204818B 36Mb Single CYCLE DESELECT STATIC RAM (ISSI)
IS64LPS102436B 36Mb Single CYCLE DESELECT STATIC RAM (ISSI)
IS64LPS12832A 4Mb SYNCHRONOUS PIPELINED SINGLE CYCLE DESELECT STATIC RAM (Integrated Silicon Solution)
IS64LPS12832EC SINGLE CYCLE DESELECT SRAM (ISSI)
IS64LPS12836A 4Mb SYNCHRONOUS PIPELINED SINGLE CYCLE DESELECT STATIC RAM (Integrated Silicon Solution)
IS64LPS12836EC SINGLE CYCLE DESELECT SRAM (ISSI)
IS64LF12832A (IS6xxFxxxxxA) Synchronous Flow-through Static RAM (ISSI)
TAGS
Image Gallery
