IS64LPS25618A - 4Mb SYNCHRONOUS PIPELINED SINGLE CYCLE DESELECT STATIC RAM
ISSI (now Infineon)
Download the IS64LPS25618A datasheet PDF.
This datasheet also covers the IS61LPS12836A variant, as both devices belong to the same 4mb synchronous pipelined single cycle deselect static ram family and are provided as variant models within a single manufacturer datasheet.
General Description
The ISSI IS61(64)LPS12832A, IS61(64)LPS/VP-
S12836A and IS61(64)LPS/VPS25618A are high-speed, low-power synchronous static RAMs designed to provide burstable, high-performance memory for communication and networking applications.The IS61(64)LPS12832A is organized as 131,072 words by 32 bits.The IS6
Key Features
Internal self-timed write cycle.
Individual Byte Write Control and Global Write.
Clock controlled, registered address, data and
control.
Burst sequence control using MODE input.
Three chip enable option for simple depth ex-
pansion and address pipelining.
Note: The manufacturer provides a single datasheet file (IS61LPS12836A_IntegratedSiliconSolution.pdf) that lists specifications for multiple related part numbers.
Full PDF Text Transcription for IS64LPS25618A (Reference)
Note: Below is a high-fidelity text extraction (approx. 800 characters) for
IS64LPS25618A. For precise diagrams, and layout, please refer to the original PDF.
IS61(64)LPS12832A IS61(64)LPS12836A IS61(64)VPS12836A IS61(64)LPS25618A IS61(64)VPS25618A 128K x 32, 128K x 36, 256K x 18 DECEMBER 2013 4 Mb SYNCHRONOUS PIPELINED, Single...
View more extracted text
128K x 36, 256K x 18 DECEMBER 2013 4 Mb SYNCHRONOUS PIPELINED, Single CYCLE DESELECT STATIC RAM FEATURES • Internal self-timed write cycle • Individual Byte Write Control and Global Write • Clock controlled, registered address, data and control • Burst sequence control using MODE input • Three chip enable option for simple depth ex- pansion and address pipelining • Common data inputs and data outputs • Auto Power-down during deselect • Single cycle deselect • Snooze MODE for reduced-power standby • Power Supply LPS: Vdd 3.3V + 5%, Vddq 3.3V/2.5V + 5% VPS: Vdd 2.5V + 5%, Vddq 2.