Datasheet4U Logo Datasheet4U.com

82540EM - Gigabit Ethernet Controller

General Description

at any time, without notice.

Key Features

  • PCI Bus.
  • PCI Revision 2.3 support for 32-bit wide interface at 33 MHz and 66 MHz.
  • Algorithms that optimally use advanced PCI, MWI, MRM, and MRL commands.
  • MAC Specific.
  • Low-latency transmit and receive queues.
  • IEEE 802.3x-compliant flow-control support with software-controllable thresholds.
  • Caches up to 64 packet descriptors in a single burst.
  • Programmable host memory receive buffers (256 B to 16 KB) and cache line size (16 B to 25.

📥 Download Datasheet

Datasheet Details

Part number 82540EM
Manufacturer Intel
File Size 298.97 KB
Description Gigabit Ethernet Controller
Datasheet download datasheet 82540EM Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
8254 PROGRAMMABLE INTERVAL TIMER Intel Corporation
8254 Tube AMPEREX
82541ER Gigabit Ethernet Controller Intel Corporation
825433 amp connector Framatome
8250-6005 (8250 Series) D Sub Plug Connector 3M Interconnect Solutions

Other Datasheets by Intel

Part Number Description
82541PI Gigabit Ethernet Controller
82545EM Gigabit Ethernet Controller
82521TA Twisted Pair Ethernet Serial Supercomponent
82530 Serial Communications Controller
82559ER Fast Ethernet PCI Controller

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
82540EM Gigabit Ethernet Controller Networking Silicon Datasheet Product Features ■ PCI Bus — PCI Revision 2.3 support for 32-bit wide interface at 33 MHz and 66 MHz — Algorithms that optimally use advanced PCI, MWI, MRM, and MRL commands ■ MAC Specific — Low-latency transmit and receive queues — IEEE 802.3x-compliant flow-control support with software-controllable thresholds — Caches up to 64 packet descriptors in a single burst — Programmable host memory receive buffers (256 B to 16 KB) and cache line size (16 B to 256 B) — Wide, optimized internal data path architecture — 64 KB configurable Transmit and Receive FIFO buffers ■ PHY Specific — Integrated for 10/100/1000 Mb/s operation full and half duplex operation — IEEE 802.3ab Auto-Negotiation support — IEEE 802.