Datasheet4U Logo Datasheet4U.com

CD40192BMS - CMOS Presettable Up/Down Counters

Description

CD40192BMS Presettable BCD Up/Down Counter and the CD40193BMS Presettable Binary Up/Down Counter each consist of 4 synchronously clocked, gated “D” type flip-flops connected as a counter.

Features

  • CD40192BMS - BCD Type.
  • CD40193BMS - Binary Type.
  • High Voltage Type (20V Rating).
  • Individual Clock Lines for Counting Up or Counting Down.
  • Synchronous High-Speed Carry and Borrow Propagation Delays for Cascading.
  • Asynchronous Reset and Preset Capability.
  • Medium Speed Operation - fCL = 8MHz (typ. ) at 10V.
  • 5V, 10V and 15V Parametric Ratings.
  • Standardize Symmetrical Output Characteristics.
  • 100% Tested for Quie.

📥 Download Datasheet

Datasheet preview – CD40192BMS

📁 Similar Datasheet

  • CD40192BM - Synchronous 4-Bit Up/Down Decade Counter (National Semiconductor)
  • CD40192B - CMOS PRESETTABLE UP/DOWN COUNTERS (RCA)
  • CD40192B - CMOS PRESETTABLE UP/DOWN COUNTERS (Texas Instruments)
  • CD40192BC - Synchronous 4-Bit Up/Down Decade Counter (National Semiconductor)
  • CD40192BE - CMOS PRESETTABLE UP/DOWN COUNTERS (Texas Instruments)
  • CD40192BF - CMOS PRESETTABLE UP/DOWN COUNTERS (Texas Instruments)
  • CD40192BF3A - CMOS PRESETTABLE UP/DOWN COUNTERS (Texas Instruments)
  • CD40193B - CMOS PRESETTABLE UP/DOWN COUNTERS (RCA)
  • CD40193B - CMOS PRESETTABLE UP/DOWN COUNTERS (Texas Instruments)
  • CD40193BC - Synchronous 4-Bit Up/Down Decade Counter (National Semiconductor)
Other Datasheets by Intersil Corporation
  • CD40193BMS - CMOS Presettable Up/Down Counters
  • CD40194BMS - CMOS 4-Bit Bidirectional Universal Shift Register
  • CD4019BMS - CMOS Quad AND/OR Select Gate
  • CD40100BMS - CMOS 32-Stage Static Left/Right Shift Register
  • CD40102BMS - CMOS 8-Stage Presettable Synchronous Down Counters
  • CD40103BMS - CMOS 8-Stage Presettable Synchronous Down Counters
  • CD40104BMS - CMOS 4-Bit Bidirectional Universal Shift Register
  • CD40105BMS - CMOS FIFO Register

Full PDF Text Transcription

Click to expand full text
CD40192BMS CD40193BMS December 1992 CMOS Presettable Up/Down Counters (Dual Clock With Reset) Description CD40192BMS Presettable BCD Up/Down Counter and the CD40193BMS Presettable Binary Up/Down Counter each consist of 4 synchronously clocked, gated “D” type flip-flops connected as a counter. The inputs consist of 4 individual jam lines, a PRESET ENABLE control, individual CLOCK UP and CLOCK DOWN signals and a master RESET. Four buffered Q signal outputs as well as CARRY and BORROW outputs for multiple-stage counting schemes are provided. The counter is cleared so that all outputs are in a low state by a high on the RESET line. A RESET is accomplished asynchronously with the clock.
Published: |