Full PDF Text Transcription for HI3197 (Reference)
Note: Below is a high-fidelity text extraction (approx. 800 characters) for
HI3197. For precise diagrams, and layout, please refer to the original PDF.
HI3197 Data Sheet October 1998 File Number 4356.1 10-Bit, 125 MSPS D/A Converter The HI3197 is a high-speed D/A converter which can perform the multiplexed input of the t...
View more extracted text
h-speed D/A converter which can perform the multiplexed input of the two system 10-bit data. The maximum conversion rate achieves 125 MSPS. The multiplexed operation is possible by the 1/2 frequencydivided clock or by halving the frequency of the clock with the clock frequency divider circuit having the reset pin in the IC. The data input is TTL; the clock input pin and reset input pin can select either TTL or PECL according to the application. Features • Resolution . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 Bits • Conversion Rate 125 MSPS (PECL) 100 MSPS (TTL) • Data Input Level . . . . . . . . . . .
HI3197 Datasheet
