900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf






LAPIS

MR45V256A Datasheet Preview

MR45V256A Datasheet

256k-Bit FeRAM

No Preview Available !

MR45V256A
FEDR45V256A-02
Issue Date: Oct. 11, 2018
256k Bit(32,768-Word 8-Bit) FeRAM (Ferroelectric Random Access Memory) SPI
GENERAL DESCRIPTION
The MR45V256A is a nonvolatile 32,768-word x 8-bit ferroelectric random access memory (FeRAM) developed
in the ferroelectric process and silicon-gate CMOS technology. The MR45V256A is accessed using Serial
Peripheral Interface. Unlike SRAMs, this device, whose cells are nonvolatile, eliminates battery backup required
to hold data. This device has no mechanisms of erasing and programming memory cells and blocks, such as
those used for various EEPROMs. Therefore, the write cycle time can be equal to the read cycle time and the
power consumption during a write can be reduced significantly.
The MR45V256A can be used in various applications, because the device is guaranteed for the write/read
tolerance of 1013 cycles per bit and the rewrite count can be extended significantly.
FEATURES
• 32,768-word 8-bit configuration (Serial Peripheral Interface : SPI)
• A single 3.3 V 0.3 V power supply
• Operating frequency:
15MHz
• Read/write tolerance
1013 cycles/bit
• Data retention
10 years
• Guaranteed operating temperature range
40 to 85C (Extended temperature version)
• Package options:
8-pin plastic SOP (P-SOP8-200-1.27-T2K )
• RoHS (Restriction of hazardous substances) compliant
1/20




LAPIS

MR45V256A Datasheet Preview

MR45V256A Datasheet

256k-Bit FeRAM

No Preview Available !

PIN CONFIGURATION
FEDR45V256A-02
MR45V256A
8-pin plastic SOP
CS#
SO
WP#
VSS
1
2
3
4
8 VCC
7 HOLD#
6 SCK
5 SI
Note:
Signal names that end with # indicate that the signals are negative-true logic.
PIN DESCRIPTIONS
Pin Name
Description
Chip Select (input, negative logic)
CS# Latches an address by low input, activates the FeRAM, and enables a read or write
operation.
WP#
Write Protect( input , negative logic )
Write Protect pin controls write-operation to the status-register(BP0,BP1). This pin should
be fixed low or high in write-operations.
HOLD( input , negative logic )
HOLD#
Hold pin is used when the serial-communication suspended without disable the chip
select. When HOLD# is low, the serial-output is in High-Z status and
serial-input/serial-clock are “Don’t Care” . CS# should be low in hold operation.
SCK
Serial Clock
Serial Clock is the clock input pin for setting for serial data timing. Inputs are latched on
the rising edge and output occur on the falling edge.
SI Serial input
SI pins are serial input pins for Operation-code, addresses, and data-inputs .
SO
VCC, VSS
Serial output
SO pins are serial output pins.
Power supply
Apply the specified voltage to VCC. Connect VSS to ground.
2/20


Part Number MR45V256A
Description 256k-Bit FeRAM
Maker LAPIS
PDF Download

MR45V256A Datasheet PDF





Similar Datasheet

1 MR45V256A 256k-Bit FeRAM
LAPIS





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z

Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy