900,000+ datasheet pdf search and download

Datasheet4U offers most rated semiconductors data sheet pdf






Lattice Semiconductor

D16550 Datasheet Preview

D16550 Datasheet

Configurable UART

No Preview Available !

www.DataSheet4U.com
D16550
Configurable UART with FIFO
ver 2.11
OVERVIEW
The D16550 is a soft Core of a Universal
Asynchronous Receiver/Transmitter (UART)
functionally identical to the TL16C550A. The
D16550 allows serial transmission in two
modes: UART mode and FIFO mode. In FIFO
mode internal FIFOs are activated allowing 16
bytes (plus 3 bits of error data per byte in the
RCVR FIFO) to be stored in both receive and
transmit directions. D16550 performs serial-to-
parallel conversion on data characters
received from a peripheral device or a
MODEM, and parallel-to-serial conversion on
data characters received from the CPU. The
CPU can read the complete status of the
UART at any time during the functional
operation. Status information reported
includes the type and condition of the transfer
operations being performed by the UART, as
well as any error conditions (parity, overrun,
framing, or break interrupt). D16550 includes
a programmable baud rate generator that is
capable of dividing the timing reference clock
input by divisors of 1 to (216-1), and producing
a 16 × clock for driving the internal transmitter
logic. Provisions are also included to use this
16 × clock to drive the receiver logic. The
D16550 has complete MODEM control
capability, and a processor-interrupt system.
Interrupts can be programmed to the user's
requirements, minimizing the computing
required to handle the communications link.
The separate BAUD CLK line allow to set an
exact transmission speed, while the UART
All trademarks mentioned in this document
are trademarks of their respective owners.
internal logic is clocked with the CPU
frequency.
Two DMA modes are supported: single
transfer and multi-transfer. These modes
allow UART to interface to higher performance
DMA units, which can interleave their
transfers between CPU cycles or execute
multiple byte transfers.
The configuration capability allows user to
enable or disable during Synthesis process
the Modem Control Logic and FIFO's Control
Logic, change the FIFO size. So in
applications with area limitation and where the
UART works only in 16450 mode, disabling
Modem Control and FIFO's allow to save
about 50% of logic resources.
The D16550 has universal microcontroller
interface, allows correct communication with
D16550 no matter how D16550 clock is
related to microcontroller clock. The core is
perfect for applications, where the UART Core
and microcontroller are clocked by the same
clock signal and are implemented inside the
same ASIC or FPGA chip, as well as for
standalone implementation, where several
UARTs are required to be implemented inside
a single chip, and driven by some off-chip
devices. Thanks to universal interface D16550
core implementation and verification are very
simply, by eliminating a number of clock trees
in complete system.
http://www.DigitalCoreDesign.com
http://www.dcd.pl
Copyright 1999-2007 DCD – Digital Core Design. All Rights Reserved.




Lattice Semiconductor

D16550 Datasheet Preview

D16550 Datasheet

Configurable UART

No Preview Available !

www.DataSheet4U.com
APPLICATIONS
Serial Data communications applications
Modem interface
KEY FEATURES
Software compatible with 16450 and
16550 UARTs
Configuration capability
Separate configurable BAUD clock line
Two modes of operation: UART mode and
FIFO mode
Majority Voting Logic
In the FIFO mode transmitter and receiver
are each buffered with 16 byte FIFO to
reduce the number of interrupts presented
to the CPU
Adds or deletes standard asynchronous
communication bits (start, stop, and parity)
to or from the serial data
In UART mode receiver and transmitter
are double buffered to eliminate a need for
precise synchronization between the CPU
and serial data
Independently controlled transmit, receive,
line status, and data set interrupts
False start bit detection
16 bit programmable baud generator
MODEM control functions (CTS, RTS,
DSR, DTR, RI, and DCD)
Fully programmable
characteristics:
serial-interface
5-, 6-, 7-, or 8-bit characters
Even, odd, or no-parity bit generation and
detection
1-, 1½-, or 2-stop bit generation
Baud generation
Complete status reporting capabilities
Line break generation and detection.
Internal diagnostic capabilities:
Loop-back controls for communications link
fault isolation
Break, parity, overrun, framing error
simulation
Two DMA Modes allows single and multi-
transfer
All trademarks mentioned in this document
are trademarks of their respective owners.
Technology independent HDL Source
Code
Full prioritized interrupt system controls
Fully synthesizable static design with no
internal tri-state buffers
DESIGN FEATURES
The functionality of the D16550 core was
based on the Texas Instruments TL16C550A.
The following characteristics differentiate the
D16550 from Texas Instruments devices:
The bi-directional data bus has been split
into two separate buses: datai(7:0),
datao(7:0)
Signals rd2 and wr2, xin, and xout have
been removed from interface
Signal ADS and address latch have been
removed
The DLL, DLM and THR registers are
reset to all zeros
TEMT and THRE bits of Line Status
Register, are reset during the second
clock rising edge following a THR write
RCLK clock is replaced by global clock
CLK, internally divided by BAUD factor.
Asynchronous microcontroller interface is
replaced by equivalent Universal interface
All latches implemented in original 16550
devices are replaced by equivalent flip-flop
registers, with the same functionality
http://www.DigitalCoreDesign.com
http://www.dcd.pl
Copyright 1999-2007 DCD – Digital Core Design. All Rights Reserved.


Part Number D16550
Description Configurable UART
Maker Lattice Semiconductor
Total Page 7 Pages
PDF Download

D16550 Datasheet PDF

View PDF for Mobile








Similar Datasheet

1 D1655 2SD1655
Sanyo Semicon Device
2 D16550 Configurable UART
Lattice Semiconductor
3 D16559 D16000 System-on-Chip Family
DSP Group





Part Number Start With

0    1    2    3    4    5    6    7    8    9    A    B    C    D    E    F    G    H    I    J    K    L    M    N    O    P    Q    R    S    T    U    V    W    X    Y    Z

Site map

Webmaste! click here

Contact us

Buy Components

Privacy Policy