P2S28D40CTP dram equivalent, (p2s28d30ctp / p2s28d40ctp) 128m double data rate synchronous dram.
- Vdd=Vddq=2.5V+0.2V - Double data rate architecture ; two data transfers per clock cycle. - Bidirectional , data strobe (DQS) is transmitted/received with data - Differe.
Image gallery