The following content is an automatically extracted verbatim text
from the original manufacturer datasheet and is provided for reference purposes only.
View original datasheet text
www.DataSheet4U.com
MPV5 Series 9x14 mm, 5.0 Volt, PECL, VCXO
•
LVDS and PECL Output Logic With Good Integrated Jitter Performance (5 ps)
• Phase-Locked Loops (PLL’s), Clock Recovery, Reference Signal Tracking, Synthesizers, Frequency Modulation/ Demodulation
Pin Connections
22
MPV5 Series 9x14 mm, 5.0 Volt, PECL, VCXO
V C X O
1. 2. 3. 4.
Frequencies above 70 MHz utilize a PLL design. Fundamental and PLL designs are available for other frequencies. Contact factory. Stability is given for deviation over temperature. PECL load - see load circuit diagram #3 on page 148. APR specification inclusive of initial tolerance, deviation over temperature, shock, vibration, supply voltage, and aging.
MPV5 Datasheet
