Download the MN101C95F datasheet PDF.
This datasheet also covers the MN101C28 variant, as both devices belong to the same mn101 series microcontroller family and are provided as variant models within a single manufacturer datasheet.
Key Features
q Efficiency of C-based ROM code: Assembler rate 1 or less q High-speed instruction processing: 63 ns (32 MHz) q Linear address space: 1 MB q Identical architecture for 32- and 16-bit microcomputers q Option functions Hardware task switching (Max. 4 task) 16-bit multiplication ROM collection
s.
Full PDF Text Transcription for MN101C95F (Reference)
Note: Below is a high-fidelity text extraction (approx. 800 characters) for
MN101C95F. For precise diagrams, and layout, please refer to the original PDF.
Sheet4U.com AM1 (MN101) Series AM1 (MN101) Series The AM1 Series of 8-bit microcomputers is the realization of developments in C programming. Because of the 8-bit archite...
View more extracted text
ization of developments in C programming. Because of the 8-bit architecture, which allows half-byte instruction sets and offers other advantages, assembler ROM code size can be reduced. They are compact and consume little power, but feature a shortest instruction processing time of 63 ns (5 V). They can be used in a wide variety of applications where cost performance is a demand. Features q Efficiency of C-based ROM code: Assembler rate 1 or less q High-speed instruction processing: 63 ns (32 MHz) q Linear address space: 1 MB q Identical architecture for 32- and 16-bit microcomputers q Option functions Hardware task switch
MN101C95F Datasheet
