Datasheet4U Logo Datasheet4U.com

DS28E01-100 - 1Kb Protected 1-Wire EEPROM

General Description

The DS28E01-100 combines 1024 bits of EEPROM with challenge-and-response authentication security implemented with the ISO/IEC 10118-3 Secure Hash Algorithm (SHA-1).

The 1024-bit EEPROM array is configured as four pages of 256 bits with a 64-bit scratchpad to perform write operations.

All memory pages can be write protected, and one page can be put in EPROM-emulation mode, where bits can only be changed from a 1 to a 0 state.

Overview

ABRIDGED DATA SHEET DS28E01-100 1Kb Protected 1-Wire EEPROM with SHA-1 Engine.

Key Features

  • 1024 Bits of EEPROM Memory Partitioned Into Four Pages of 256 Bits.
  • On-Chip 512-Bit SHA-1 Engine to Compute 160Bit Message Authentication Codes (MACs) and to Generate Secrets.
  • Write Access Requires Knowledge of the Secret and the Capability of Computing and Transmitting a 160-Bit MAC as Authorization.
  • User-Programmable Page Write Protection for Page 0, Page 3, or All Four Pages Together.
  • User-Programmable OTP EPROM Emulation Mode for Page 1 (“Write t.