DS31404 Datasheet PDF (Dual DPLL Timing IC) | Download Maxim Integrated Products DS31404

DS31404 - Dual DPLL Timing IC

Description

The DS31404 is a flexible, high-performance timing IC for diverse frequency conversion and frequency synthesis applications.

On each of its four input clocks and eight output clocks, the device can accept or generate nearly any frequency between 2kHz and 750MHz.

Features

and functions to serve as a central timing function or as a line card timing IC. With a suitable oscillator the DS31404 meets the requirements of Stratum 2, 3E, 3, 4E, and 4, G.812 Types I.
IV, G.813, and G.8262. Features  Four Input Clocks       Differential or CMOS/TTL Format Any Frequency from 2kHz to 750MHz Fractional Scaling for 64B/66B and FEC Scaling (e. g. , 64/66, 237/255, 238/255) or Any Other Downscaling Requirement Continuous Input Clock Quality Monitoring Automatic or M.

Datasheet Details

Part number	DS31404
Manufacturer	Maxim Integrated
File Size	123.81 KB
Description	Dual DPLL Timing IC
Datasheet	DS31404 Datasheet
Additional preview pages of the DS31404 datasheet.

📁 Similar Datasheet

DS3100 - Stratum 2/3E/3 Timing Card-IC (Microsemi)

DS3101 - Stratum 3/3E Timing Card IC (Dallas Semiconductor)

DS310W - Surface Mount Schottky Barrier Rectifier (SEMIPOWER)

DS310W - SCHOTTKY BARRIER RECTIFIER (AiT Components)

DS310W - SURFACE MOUNT SCHOTTKY BARRIER RECTIFIER (Rectron)

DS310W - Surface Mount Schottky Barrier Rectifier (BLUE ROCKET ELECTRONICS)

DS312W - Surface Mount Schottky Barrier Rectifier (SEMIPOWER)

DS312W - SCHOTTKY BARRIER RECTIFIER (AiT Components)

DS312W - SURFACE MOUNT SCHOTTKY BARRIER RECTIFIER (Rectron)

DS312W - Surface Mount Schottky Barrier Rectifier (BLUE ROCKET ELECTRONICS)

Full PDF Text Transcription

Click to expand full text

ABRIDGED DATA SHEET 19-5710; Rev 0; 12/10 DS31404 4-Input, 8-Output, Dual DPLL Timing IC with Sub-ps Output Jitter General Description The DS31404 is a flexible, high-performance timing IC for diverse frequency conversion and frequency synthesis applications. On each of its four input clocks and eight output clocks, the device can accept or generate nearly any frequency between 2kHz and 750MHz. The device offers two independent DPLLs to serve two independent clock-generation paths. The input clocks are divided down, fractionally scaled as needed, and continuously monitored for activity and frequency accuracy. The best input clock is selected, manually or automatically, as the reference clock for each of the two flexible, high-performance digital PLLs.

Published: May 25, 2011 |