Datasheet4U Logo Datasheet4U.com

MAX3945 - SFP+ Dual-Path Limiting Amplifier

Description

The MAX3945 is a +3.3V, multirate, low-power limiting amplifier optimized for Fibre Channel and Ethernet transmission systems at data rates up to 11.3Gbps.

The highsensitivity limiting amplifier limits the signal generated by a transimpedance amplifier into a CML-level differential output signal.

Features

  • S 130mW Power Dissipation Enables < 1W SFP+ General.

📥 Download Datasheet

Datasheet preview – MAX3945

📁 Similar Datasheet

  • MAX394 - Low-Voltage / Quad / SPDT / CMOS Analog Switch (Maxim)
  • MAX394 - CMOS Analog Switch (Analog Devices)
  • MAX3941 - 10Gbps EAM Driver with Integrated Bias Network (Maxim)
  • MAX3949 - AC-Coupled Laser Driver (Maxim Integrated)
  • MAX3901 - 150Mbps Automotive Fiber Optic Receivers (Maxim)
  • MAX3902 - 150Mbps Automotive Fiber Optic Receivers (Maxim)
  • MAX391 - Precision / Quad / SPST Analog Switches (Maxim)
  • MAX392 - Precision / Quad / SPST Analog Switches (Maxim)
  • MAX393 - Precision / Quad / SPST Analog Switches (Maxim)
  • MAX3935 - 10.7Gbps EAM Driver (Maxim)
Other Datasheets by Maxim Integrated Products
  • MAX3940 - 10Gbps EAM Driver
  • MAX3942 - 10Gbps Modulator Driver
  • MAX3946 - SFP+ Laser Driver
  • MAX3964 - (MAX3964 - MAX3968) 125Mbps to 266Mbps Limiting Amplifiers
  • MAX3964A - 125Mbps to 266Mbps Limiting Amplifiers
  • MAX3965 - (MAX3964 - MAX3968) 125Mbps to 266Mbps Limiting Amplifiers
  • MAX3968 - (MAX3964 - MAX3968) 125Mbps to 266Mbps Limiting Amplifiers
  • MAX3971 - 10.3Gbps Limiting Amplifier

Full PDF Text Transcription

Click to expand full text
www.DataSheet4U.com 19-5144; Rev 0; 2/10 TION KIT EVALUA BLE IL AVA A 1.0625Gbps to 11.3Gbps, SFP+ Dual-Path Limiting Amplifier Features S 130mW Power Dissipation Enables < 1W SFP+ General Description The MAX3945 is a +3.3V, multirate, low-power limiting amplifier optimized for Fibre Channel and Ethernet transmission systems at data rates up to 11.3Gbps. The highsensitivity limiting amplifier limits the signal generated by a transimpedance amplifier into a CML-level differential output signal. All differential inputs and outputs (I/O) are optimally back terminated for 50I transmission line PCB design.
Published: |