SY100H841 enable equivalent, single supply quad pecl-to-ttl w/latched output enable.
s Translates positive ECL to TTL (PECL-to-TTL) s 300ps pin-to-pin skew s 500ps part-to-part skew s Differential internal design for increased noise
immunity and stable th.
The SY10/100H841 are single supply, low skew translating 1:4 clock drivers.
The devices feature a 24mA TTL output stage, with AC performance specified into a 50pF load capacitance.
A latch is provided on-chip. When LEN is LOW (or left open, in which .
Image gallery
TAGS
Manufacturer
Related datasheet