Datasheet4U Logo Datasheet4U.com

SY55852U - D FLIP-FLOP

Description

The SY55852U is a flip-flop used to synchronize data to a clock.

Its differential output will reproduce and remember the value on its input at the rising edge of the clock.

In addition, an asynchronous, level sensitive reset is provided.

Features

  • s 2.5GHz min. fMAX s 2.3V to 5.7V power supply s Single bit register memory s Synchronizes 1 bit of data to a clock s Optimized to work with SuperLite™ family s Fully differential s Accepts CML, PECL, LVPECL input logic levels s Source terminated CML outputs for fast edge rates s Available in a tiny 10-pin MSOP SuperLite™.

📥 Download Datasheet

Datasheet Details

Part number SY55852U
Manufacturer Micrel Semiconductor
File Size 51.07 KB
Description D FLIP-FLOP
Datasheet download datasheet SY55852U Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
SY55851A 3.0GHz CML AnyGate Any Logic Microchip
SY55856U 2.5 GHz Differential Two-Channel Precision CML Delay Line Microchip
SY5511 LED Lamp AUK
SY5511B LED Lamp AUK
SY5520 2 position single SMC

Other Datasheets by Micrel Semiconductor

Part Number Description
SY55851 3.0GHz CML AnyGate ANY LOGIC
SY55851A 3.0GHz CML AnyGate ANY LOGIC
SY55853U D Latch
SY55854U 2 x 2 PROTECTION CROSSPOINT SWITCH
SY55855V DUAL CML/PECL/LVPECL-to-LVDS TRANSLATOR

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Micrel, Inc. D FLIP-FLOP SuperLite™ SuperSLYi5te58™52U SY55852U FEATURES s 2.5GHz min. fMAX s 2.3V to 5.7V power supply s Single bit register memory s Synchronizes 1 bit of data to a clock s Optimized to work with SuperLite™ family s Fully differential s Accepts CML, PECL, LVPECL input logic levels s Source terminated CML outputs for fast edge rates s Available in a tiny 10-pin MSOP SuperLite™ DESCRIPTION The SY55852U is a flip-flop used to synchronize data to a clock. Its differential output will reproduce and remember the value on its input at the rising edge of the clock. In addition, an asynchronous, level sensitive reset is provided. For a synchonous reset, the SY55851U AnyGate® can be used.
Published: |