SY58608U - 1:2 LVDS Fanout Buffer

Micrel Semiconductor

General Description

The SY58608U is a 2.5V, high-speed, fully differential 1:2 LVDS fanout buffer optimized to provide two identical output copies with less than 20ps of skew and 130fsRMS typical additive phase jitter.

The SY58608U can process clock signals as fast as 2GHz or data patterns up to 3.2Gbps.

Key Features

Precision 1:2, 325mV LVDS fanout buffer.
Guaranteed AC performance over temperature and voltage:.
DC-to > 3.2Gbps throughput.

📥 Download Datasheet

SY58608U 1:2 lvds fanout buffer by Micrel Semiconductor - Datasheet Preview

Datasheet Details

Part number	SY58608U
Manufacturer	Micrel Semiconductor
File Size	891.83 KB
Description	1:2 LVDS Fanout Buffer
Datasheet	SY58608U Datasheet

📁 Similar Datasheet

Part Number	Description	Manufacturer
SY58606U	1:2 CML Fanout Buffer	Microchip
SY58609U	CML 2:1 MUX	Microchip
SY5861	Adaptive LED Current Filter	Silergy
SY5862	Adaptive LED Current Filter	Silergy
SY5867	Dimming Interface Converter	Silergy

Other Datasheets by Micrel Semiconductor

Part Number	Description
SY58600U	ULTRA-PRECISION DIFFERENTIAL CML LINE DRIVER/RECEIVER
SY58601U	ULTRA-PRECISION DIFFERENTIAL 800mV LVPECL LINE DRIVER/RECEIVER
SY58602U	ULTRA-PRECISION DIFFERENTIAL 400mV LVPECL LINE DRIVER/RECEIVER
SY58603U	Precision CML Buffer
SY58604U	LVPECL Buffer

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text

SY58608U 3.2Gbps Precision, 1:2 LVDS Fanout Buffer with Internal Termination and Fail Safe Input General Description The SY58608U is a 2.5V, high-speed, fully differential 1:2 LVDS fanout buffer optimized to provide two identical output copies with less than 20ps of skew and 130fsRMS typical additive phase jitter. The SY58608U can process clock signals as fast as 2GHz or data patterns up to 3.2Gbps. The differential input includes Micrel’s unique, 3-pin input termination architecture that interfaces to LVPECL, LVDS or CML differential signals, (AC- or DC-coupled) as small as 100mV (200mVPP) without any level-shifting or termination resistor networks in the signal path. For AC-coupled input interface applications, an integrated voltage reference (VREF-AC) is provided to bias the VT pin.