Download SY89533L Datasheet PDF
SY89533L page 2
Page 2
SY89533L page 3
Page 3

SY89533L Key Features

  • 9 differential output pairs @BankB (LVPECL/LVDS)
  • 2 differential output pairs @BankA (LVPECL)
  • 2 differential output pairs @BankC (LVPECL)

SY89533L Description

The SY89532 and SY89533L programmable clock synthesizer/drivers are a 3.3V, high-frequency, precision PLLbased clock driver family optimized for multi-frequency, multiprocessor server and synchronous puting applications that require the highest precision. These devices integrate the following blocks into a single monolithic IC: PLL (Phase-Lock-Loop)-based synthesizer Fanout buffers Clock generator (dividers) Logic...