Datasheet4U Logo Datasheet4U.com

ML65F16244 - 16-Bit Buffer/Line Driver with 3-State Outputs

General Description

The ML65F16244 is a BiCMOS, 16-bit buffer/line driver with 3-state outputs.

This device was specifically designed for high speed bus applications.

Its 16 channels support propagation delay of 2ns maximum, and fast output enable and disable times of 5ns or less to minimize datapath delay.

Key Features

  • s Low propagation delays.
  • 2ns maximum for 3.3V, 2.5ns maximum for 2.7V Fast output enable/disable times of 5ns maximum FastBus Charge current to minimize the bus settling time during active capacitive loading 2.7 to 3.6V VCC supply operation; LV-TTL compatible input and output levels with 3-state capability Industry standard pinout compatible to FCT, ALV, LCX, LVT, and other low voltage logic families ESD protection exceeds 2000V Full output swing for increased noise margin Undershoot.

📥 Download Datasheet

Datasheet Details

Part number ML65F16244
Manufacturer Micro Linear
File Size 203.74 KB
Description 16-Bit Buffer/Line Driver with 3-State Outputs
Datasheet download datasheet ML65F16244 Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
June 1998 PRELIMINARY ML65F16244* 16-Bit Buffer/Line Driver with 3-State Outputs GENERAL DESCRIPTION The ML65F16244 is a BiCMOS, 16-bit buffer/line driver with 3-state outputs. This device was specifically designed for high speed bus applications. Its 16 channels support propagation delay of 2ns maximum, and fast output enable and disable times of 5ns or less to minimize datapath delay. This device is designed to minimize undershoot, overshoot, and ground bounce to decrease noise delays. These transceivers implement a unique digital and analog implementation to eliminate the delays and noise inherent in traditional digital designs. The device offers a new method for quickly charging up a bus load capacitor to minimize bus settling times, or FastBus™ Charge.