Datasheet4U Logo Datasheet4U.com

ATSAMR30M18A - IEEE 802.15.4 Sub-1GHz Module

Description

of each peripheral, refer to the ATSAMR30E18A datasheet.

Features

  • Processor.
  • ARM® Cortex®-M0+ CPU running at up to 48 MHz.
  • Single-cycle hardware multiplier.
  • Micro Trace Buffer (MTB).
  • Memories.
  • 256 KB in-system self-programmable Flash.
  • 32 KB SRAM.
  • 8 KB low-power RAM.
  • System.
  • Power-on Reset (POR) and Brown-out Detection (BOD).
  • Internal clock option with 48 MHz Digital Frequency Locked Loop (DFLL48M) and 48 MHz to 96 MHz Fractional Digital Phase Locked Loop (FDPLL9.

📥 Download Datasheet

Other Datasheets by Microchip

Full PDF Text Transcription

Click to expand full text
ATSAMR30M18A SAMR30 IEEE® 802.15.4™ Sub-1GHz Module Datasheet Introduction The ATSAMR30M18A is an IEEE® 802.15.4™-2003/2006/2011 compliant RF module for the sub-1GHz ISM bands such as 780 MHz (China), 868 MHz (Europe) and 915 MHz (North America), optimized for low-power applications. This module combines the SAMR30E18A SiP (System in Package), 16 MHz crystal oscillator, discrete balun, lumped element harmonic reject filter and required RF shielding in a compact 12.7mm x 11.0mm design. The module as implemented on the Xplained Pro development board has passed regulatory approvals with chip antenna or SMA connectorized monopole antenna. This datasheet provides only a brief overview of necessary sections of the module.
Published: |