Datasheet4U Logo Datasheet4U.com

ATtiny24A - CMOS 8-bit microcontroller

Description

9 2 Overview 10 3 General Information 12 3.1 Resources 12 3.2 Code Examples 12 3.3 Capacitive Touch Sensing 12 3.4 Data Retention 12 3.5 Disclaimer 12 4 CPU Core 13 4.1 Architectural Overview 13 4.2 ALU Arithmetic Logic Unit 14 4.3 Status Register 14 4.4 General Purpose Register Fi

Features

  • High Performance, Low Power AVR® 8-bit Microcontroller.
  • Advanced RISC Architecture.
  • 120 Powerful Instructions.
  • Most Single Clock Cycle Execution.
  • 32 x 8 General Purpose Working Registers.
  • Fully Static Operation.
  • High Endurance, Non-volatile Memory Segments.
  • 2K/4K/8K Bytes of In-System, Self-programmable Flash Program Memory.
  • Endurance: 10,000 Write/Erase Cycles.
  • 128/256/512 Bytes of In-System Programmable.

📥 Download Datasheet

Datasheet preview – ATtiny24A

Datasheet Details

Part number ATtiny24A
Manufacturer Microchip
File Size 7.30 MB
Description CMOS 8-bit microcontroller
Datasheet download datasheet ATtiny24A Datasheet
Additional preview pages of the ATtiny24A datasheet.

📁 Similar Datasheet

  • ATTINY24A - 8-bit Microcontroller (ATMEL Corporation)
  • ATTINY24 - (ATTINYx4) 8-bit Microcontroller (ATMEL Corporation)
  • ATTINY20 - 8-bit AVR Microcontroller (Atmel)
  • ATTINY22L - 8-bit Microcontroller with 2K Bytes of In-System Programmable Flash (ATMEL Corporation)
  • ATtiny2313 - 8-bit Microcontroller (ATMEL)
  • ATtiny2313A - 8-bit Microcontroller (ATMEL)
  • ATtiny2313V - 8-bit Microcontroller (ATMEL)
  • ATtiny25 - Atmel 8-bit AVR Microcontroller (ATMEL)
  • ATtiny25 - (Automotive) Atmel 8-bit AVR Microcontroller (ATMEL)
  • ATtiny25V - 8-bit Microcontroller (ATMEL)
Other Datasheets by Microchip

Full PDF Text Transcription

Click to expand full text
ATtiny24A/44A/84A tinyAVR® Data Sheet Introduction ATtiny24A/44A/84A are low-power CMOS 8-bit microcontrollers based on the AVR® enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATtiny24A/44A/84A achieves throughputs approaching 1 MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.
Published: |