Datasheet4U Logo Datasheet4U.com

MT4C1M16C3 - 1 MEG x 16 FPM DRAM

Description

The 1 Meg x 16 DRAM is a randomly accessed, solidstate memory containing 16,777,216 bits organized in a x16 configuration.

The 1 Meg x 16 DRAM has both BYTE WRITE and WORD WRITE access cycles via two CAS# pins (CASL# and CASH#).

Features

  • JEDEC- and industry-standard x16 timing, functions, pinouts, and packages.
  • High-performance, low-power CMOS silicon-gate process.
  • Single power supply (+3.3V ±0.3V or 5V ±0.5V).
  • All inputs, outputs and clocks are TTL-compatible.
  • Refresh modes: RAS#-ONLY, CAS#-BEFORE-RAS# (CBR) and HIDDEN.
  • Optional self refresh (S) for low-power data retention.
  • BYTE WRITE and BYTE READ access cycles.
  • 1,024-cycle refresh (10 row, 10 column add.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MT4C1M16E5 EDO DRAM Micron Technology
MT4C1004J883C 4 MEG x 1 DRAM FAST PAGE MODE Austin Semiconductor
MT4C1024 1M x 1 DRAM Micron Technology
MT4C1024-883C 1M x 1 DRAM Micron Technology
MT4C1024E (MT4C1024E / MT4C4256E) 1 MEG PAGE MODE DRAM Micron Technology

Other Datasheets by Micron Technology

Part Number Description
MT4067-P 256K x 1 DRAM
MT40A1G16 1.2V DDR4 SDRAM
MT40A1G4 DDR4 SDRAM
MT40A1G8 DDR4 SDRAM
MT40A256M16 Automotive DDR4 SDRAM

Full PDF Text Transcription

Click to expand full text
1 MEG x 16 FPM DRAM FPM DRAM FEATURES • JEDEC- and industry-standard x16 timing, functions, pinouts, and packages • High-performance, low-power CMOS silicon-gate process • Single power supply (+3.3V ±0.3V or 5V ±0.5V) • All inputs, outputs and clocks are TTL-compatible • Refresh modes: RAS#-ONLY, CAS#-BEFORE-RAS# (CBR) and HIDDEN • Optional self refresh (S) for low-power data retention • BYTE WRITE and BYTE READ access cycles • 1,024-cycle refresh (10 row, 10 column addresses) • FAST-PAGE-MODE (FPM) access MT4C1M16C3, MT4LC1M16C3 For the latest data sheet revisions, please refer to the Micron Web site: www.micron.
Published: |