Datasheet4U Logo Datasheet4U.com

ZL30153 - Synchronous Ethernet Network Synchronization DPLL

General Description

br>

.

.

.

.

.

Key Features

  • Supports requirements of ITU-T G.8262 for Synchronous Ethernet Equipment Slave Clocks (EEC option 1 and 2).
  • Supports requirements of Telcordia GR-1244 Stratum 3 and GR-253, ITU-T G.813, and G.781 SETS.
  • Supports ITU-T G.823, G.824 and G.8261 for 2048 kbit/s and 1544 kbit/s interfaces.
  • Programmable synthesizers generate any clockrate from 1 Hz to 750 MHz.
  • Two precision synthesizers generate clocks with low jitter of 0.7 ps RMS for 10 G PHYs.
  • P.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
ZL30100 T1/E1 System Synchronizer Zarlink Semiconductor Inc
ZL30101 T1/E1 Stratum 3 System Synchronizer Zarlink Semiconductor Inc
ZL30102 T1/E1 Stratum 4/4E Redundant System Clock Synchronizer Zarlink Semiconductor
ZL30105 T1/E1/SDH Stratum 3 Redundant System Clock Synchronizer Zarlink Semiconductor
ZL30106 SONET/SDH/PDH Network Interface DPLL Zarlink

Other Datasheets by Microsemi (now Microchip Technology)

Part Number Description
ZL30150 Two Channel Clock Translator/NCO
ZL30151 Any-to-Any Line Card PLL
ZL30152 Universal Rate Adapting Synchronous Clock Generator
ZL30154 Synchronous Ethernet Network Synchronization DPLL
ZL30155 Dual Channel Universal Clock Translator

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Features • Supports requirements of ITU-T G.8262 for Synchronous Ethernet Equipment Slave Clocks (EEC option 1 and 2) • Supports requirements of Telcordia GR-1244 Stratum 3 and GR-253, ITU-T G.813, and G.781 SETS • Supports ITU-T G.823, G.824 and G.8261 for 2048 kbit/s and 1544 kbit/s interfaces • Programmable synthesizers generate any clockrate from 1 Hz to 750 MHz • Two precision synthesizers generate clocks with low jitter of 0.7 ps RMS for 10 G PHYs • Programmable digital PLL synchronize to any clock rate from 1 Hz to 750 MHz • Flexible two-stage architecture translates between arbitrary data, line coding and FEC rates • Digital PLL filter jitter from 0.