ZL30155 - Dual Channel Universal Clock Translator

Product Overview

Microsemi

Part number	ZL30155
Manufacturer	Microsemi
File Size	820.91 KB
Description	Dual Channel Universal Clock Translator
Datasheet	ZL30155 Datasheet
Additional preview pages of the ZL30155 datasheet.

br> . . 16 4.1 Input Sources

Two independent clock channels.
Programmable synthesizers generate any clockrate from 1 kHz to 750 MHz.
Two precision synthesizers generate clocks with jitter below 0.7 ps RMS for 10 G PHYs.
Programmable digital PLLs synchronize to any clock rate from 1 kHz to 750 MHz.
Flexible two-stage architecture translates between arbitrary data, line coding and FEC rates.
Digital PLLs filter jitter from 14 Hz, 28 Hz, 56 Hz, 112 Hz, 224 Hz, 448 Hz or 89.

📁 Similar Datasheet

ZL30100 - T1/E1 System Synchronizer (Zarlink Semiconductor Inc)
ZL30101 - T1/E1 Stratum 3 System Synchronizer (Zarlink Semiconductor Inc)
ZL30102 - T1/E1 Stratum 4/4E Redundant System Clock Synchronizer (Zarlink Semiconductor)
ZL30105 - T1/E1/SDH Stratum 3 Redundant System Clock Synchronizer (Zarlink Semiconductor)
ZL30106 - SONET/SDH/PDH Network Interface DPLL (Zarlink)
ZL30107 - GbE Line Card Synchronizer (Zarlink Semiconductor)
ZL30108 - SONET/SDH Network Interface DPLL (Zarlink Semiconductor)
ZL30109 - DS1/E1 System Synchronizer (Zarlink Semiconductor)

Other Datasheets by Microsemi

Published: Jan 21, 2024 |