ZL30157 - Two Channel Universal Clock Translator

Product Overview

Microsemi

Part number	ZL30157
Manufacturer	Microsemi
File Size	1.68 MB
Description	Two Channel Universal Clock Translator
Datasheet	ZL30157 Datasheet
Additional preview pages of the ZL30157 datasheet.

br> . . 16 4.1 Input Sources

Two independent clock channels.
Programmable synthesizers generate any clockrate from 1 kHz to 750 MHz.
One precision synthesizers generate clocks with jitter below 0.7 ps RMS for 10 G PHYs.
One general purpose synthesizers generate a wide range of digital bus clocks.
Programmable digital PLLs synchronize to any clock rate from 1 kHz to 750 MHz.
Flexible two-stage architecture translates between arbitrary data rates, line coding rates and FE.

📁 Similar Datasheet

ZL30100 - T1/E1 System Synchronizer (Zarlink Semiconductor Inc)
ZL30101 - T1/E1 Stratum 3 System Synchronizer (Zarlink Semiconductor Inc)
ZL30102 - T1/E1 Stratum 4/4E Redundant System Clock Synchronizer (Zarlink Semiconductor)
ZL30105 - T1/E1/SDH Stratum 3 Redundant System Clock Synchronizer (Zarlink Semiconductor)
ZL30106 - SONET/SDH/PDH Network Interface DPLL (Zarlink)
ZL30107 - GbE Line Card Synchronizer (Zarlink Semiconductor)
ZL30108 - SONET/SDH Network Interface DPLL (Zarlink Semiconductor)
ZL30109 - DS1/E1 System Synchronizer (Zarlink Semiconductor)

Other Datasheets by Microsemi

Published: Jan 21, 2024 |