Datasheet4U Logo Datasheet4U.com

ZL30159 - General Purpose Clock Rate Converter

General Description

br>

.

.

.

.

.

Key Features

  • Precision synthesizer generates any clock-rate from 1 Hz to 177.5 MHz with jitter below 1ps.
  • Programmable digital PLL synchronize to any clock rate from 1 Hz (1 pps) to 750 MHz.
  • Input reference configurable as single ended LVCMOS (up to 177.5 MHz) or differential LVPECL (up to 750 MHz).
  • Flexible two-stage architecture translates between arbitrary data rates, line coding rates and FEC rates.
  • Programmable Digital PLL loop filter: 30 mHz, 14 Hz, 28 Hz,.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
ZL30100 T1/E1 System Synchronizer Zarlink Semiconductor Inc
ZL30101 T1/E1 Stratum 3 System Synchronizer Zarlink Semiconductor Inc
ZL30102 T1/E1 Stratum 4/4E Redundant System Clock Synchronizer Zarlink Semiconductor
ZL30105 T1/E1/SDH Stratum 3 Redundant System Clock Synchronizer Zarlink Semiconductor
ZL30106 SONET/SDH/PDH Network Interface DPLL Zarlink

Other Datasheets by Microsemi (now Microchip Technology)

Part Number Description
ZL30150 Two Channel Clock Translator/NCO
ZL30151 Any-to-Any Line Card PLL
ZL30152 Universal Rate Adapting Synchronous Clock Generator
ZL30153 Synchronous Ethernet Network Synchronization DPLL
ZL30154 Synchronous Ethernet Network Synchronization DPLL

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
ZL30159 General Purpose Clock Rate Converter Data Sheet Features • Precision synthesizer generates any clock-rate from 1 Hz to 177.5 MHz with jitter below 1ps • Programmable digital PLL synchronize to any clock rate from 1 Hz (1 pps) to 750 MHz • Input reference configurable as single ended LVCMOS (up to 177.5 MHz) or differential LVPECL (up to 750 MHz) • Flexible two-stage architecture translates between arbitrary data rates, line coding rates and FEC rates • Programmable Digital PLL loop filter: 30 mHz, 14 Hz, 28 Hz, 56 Hz, 112 Hz, 224 Hz, 448 Hz or 896 Hz • Two LVCMOS outputs —from 1 Hz (1 pps) to 177.