Datasheet4U Logo Datasheet4U.com

ZL30161 Datasheet - Microsemi

Network Synchronization Clock Translator

ZL30161 Features

* Fully compliant SEC (G.813) and EEC (G.8262) flexible rate conversion digital phase locked loop (DPLL)

* Programmable DPLL/Numerically Controlled Oscillators (NCO)

* Synchronizes to any clock rate from 1 Hz to 750 MHz

* Three programmable synthesizers generate any c

ZL30161 General Description

All device inputs and outputs are LVCMOS unless it is specifically stated to be differential. For the I/O column, there are digital inputs (I), digital outputs (O), analog inputs (A-I) and analog outputs (A-O). Ball # Name Input Reference M3 ref0_p M4 ref0_n L3 ref1_p L4 ref1_n M5 ref2_.

ZL30161 Datasheet (871.32 KB)

Preview of ZL30161 PDF

Datasheet Details

Part number:

ZL30161

Manufacturer:

Microsemi ↗

File Size:

871.32 KB

Description:

Network synchronization clock translator.

📁 Related Datasheet

ZL30160 Four Channel Universal Clock Translator (Microsemi)

ZL30163 Network Synchronization Clock Translator (Microsemi)

ZL30165 Quad Clock Translator (Microsemi)

ZL30166 Triple Channel Network Synchronization Clock Translator (Microsemi)

ZL30167 Dual Clock Translator (Microsemi)

ZL30168 Enhanced Quad Clock Translator (Microsemi)

ZL30169 Clock Translator (Microsemi)

ZL30100 T1/E1 System Synchronizer (Zarlink Semiconductor Inc)

ZL30101 T1/E1 Stratum 3 System Synchronizer (Zarlink Semiconductor Inc)

ZL30102 T1/E1 Stratum 4/4E Redundant System Clock Synchronizer (Zarlink Semiconductor)

TAGS

ZL30161 Network Synchronization Clock Translator Microsemi

Image Gallery

ZL30161 Datasheet Preview Page 2 ZL30161 Datasheet Preview Page 3

ZL30161 Distributor