ZL30161 - Network Synchronization Clock Translator

Product Overview

Microsemi

Part number	ZL30161
Manufacturer	Microsemi
File Size	871.32 KB
Description	Network Synchronization Clock Translator
Datasheet	ZL30161 Datasheet
Additional preview pages of the ZL30161 datasheet.

All device inputs and outputs are LVCMOS unless it is specifically stated to be differential.

Fully compliant SEC (G.813) and EEC (G.8262) flexible rate conversion digital phase locked loop (DPLL).
Programmable DPLL/Numerically Controlled Oscillators (NCO).
Synchronizes to any clock rate from 1 Hz to 750 MHz.
Three programmable synthesizers generate any clock rate from 1 Hz to 750 MHz with maximum jitter below 0.62 ps rms.
Flexible two-stage architecture translates between arbitrary data rates, line coding rates and FEC rates.
Digita.

📁 Similar Datasheet

ZL30100 - T1/E1 System Synchronizer (Zarlink Semiconductor Inc)
ZL30101 - T1/E1 Stratum 3 System Synchronizer (Zarlink Semiconductor Inc)
ZL30102 - T1/E1 Stratum 4/4E Redundant System Clock Synchronizer (Zarlink Semiconductor)
ZL30105 - T1/E1/SDH Stratum 3 Redundant System Clock Synchronizer (Zarlink Semiconductor)
ZL30106 - SONET/SDH/PDH Network Interface DPLL (Zarlink)
ZL30107 - GbE Line Card Synchronizer (Zarlink Semiconductor)
ZL30108 - SONET/SDH Network Interface DPLL (Zarlink Semiconductor)
ZL30109 - DS1/E1 System Synchronizer (Zarlink Semiconductor)

Other Datasheets by Microsemi

Published: Jan 21, 2024 |