Datasheet4U Logo Datasheet4U.com

ZL30182 - Dual-Channel Any-to-Any Clock Rate Translator

General Description

5.

5.3.1 APLL-Only Mode 11 5.3.2 DPLL+APLL Mode 11 5.3.

Key Features

  • Two Independent Channels.
  • Three Input Clocks Per Channel.
  • Three inputs, two differential/CMOS, one CMOS.
  • Any input frequency from 1kHz to 1250MHz (1kHz to 300MHz for CMOS).
  • Inputs continually monitored for activity and frequency accuracy.
  • Automatic or manual reference switching.
  • Low-Bandwidth DPLL Per Channel.
  • Programmable bandwidth, 5Hz to 500Hz.
  • Attenuates jitter up to several UI.
  • Freerun or holdover on.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Register Map: Section 6.