Datasheet4U Logo Datasheet4U.com

ZL30254 - Clock Multiplier and Jitter Attenuator

General Description

All device inputs and outputs are LVCMOS unless described otherwise.

input, IPU input with 50k internal pullup resistor, O output, A analog, P

power supply pin..

Key Features

  • Input Clocks.
  • Two CMOS inputs, both 8kHz or 25MHz.
  • Inputs continually monitored for frequency accuracy (±1%).
  • Automatic revertive reference switching Low-Bandwidth DPLL.
  • 25Hz bandwidth for jitter attenuation.
  • ±120ppm tracking range.
  • Digital hold on loss of all inputs Clock Multiplier APLL and Output Clocks.
  • Easy-to-configure, encapsulated design requires no external VCXO or loop filter components.
  • Two CML outputs, both 125MHz or 156.25MHz.
  • Outputs eas.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
ZL30250 Clock Multiplier and Frequency Synthesizer Microchip
ZL30251 Clock Multiplier and Frequency Synthesizer Microchip
ZL30226 (ZL30226 - ZL30228) 4/8/16 Port IMA/TC PHY Device Zarlink Semiconductor
ZL30227 (ZL30226 - ZL30228) 4/8/16 Port IMA/TC PHY Device Zarlink Semiconductor
ZL30228 (ZL30226 - ZL30228) 4/8/16 Port IMA/TC PHY Device Zarlink Semiconductor

Other Datasheets by Microsemi (now Microchip Technology)

Part Number Description
ZL30250 3-Output Any-to-Any Clock Multiplier and Frequency Synthesizer
ZL30251 3-Output Any-to-Any Clock Multiplier and Frequency Synthesizer
ZL30252 Multiplier and Jitter Attenuator
ZL30253 Multiplier and Jitter Attenuator
ZL30255 Multiplier and Jitter Attenuator

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
Features Input Clocks  Two CMOS inputs, both 8kHz or 25MHz  Inputs continually monitored for frequency accuracy (±1%)  Automatic revertive reference switching Low-Bandwidth DPLL  25Hz bandwidth for jitter attenuation  ±120ppm tracking range  Digital hold on loss of all inputs Clock Multiplier APLL and Output Clocks  Easy-to-configure, encapsulated design requires no external VCXO or loop filter components  Two CML outputs, both 125MHz or 156.25MHz  Outputs easily interface with CML, LVDS or LVPECL components  Output jitter <1ps RMS (12kHz-20MHz) ZL30254 2-In, 2-Out 8kHz/25MHz to 125/156.