Datasheet4U Logo Datasheet4U.com

M5M82C37AP-4 - CMOS PROGRAMMABLE DMA CONTROLLER

Download the M5M82C37AP-4 datasheet PDF. This datasheet also covers the M5M82C37AP variant, as both devices belong to the same cmos programmable dma controller family and are provided as variant models within a single manufacturer datasheet.

Description

The M5M82C37AP is a programmable 4-channel DMA (Direct Memory Access) controller.

This device is specially designed to simplify data transfer at high trasfer rate for microcomputer systems.

Fabricated using the silicon-gate CMOS technology, the M5M82C37AP operates using a single 5V power supply.

Features

  • 5V single supply, single TTL clock.
  • Four channel DMA controls with priority DMA request acknowledge functions.
  • DMA enable/disable, automatic initialization enable/dis- able, address increment/decrement programmability for each cannel.
  • Programmable DREQ input and DACK output logic polarity.
  • Direct connecting permits easy DMA channel expansion.
  • Memory to memory data transfer.
  • EOP input/output permits DMA operation completion check as.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (M5M82C37AP-Mitsubishi.pdf) that lists specifications for multiple related part numbers.

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MITSUBISHI LSls MSM82C37AP,.4,·S CMOS PROGRAMMABLE DMA CONTROLLER DESCRIPTION The M5M82C37AP is a programmable 4-channel DMA (Direct Memory Access) controller. This device is specially designed to simplify data transfer at high trasfer rate for microcomputer systems. Fabricated using the silicon-gate CMOS technology, the M5M82C37AP operates using a single 5V power supply. FEATURES • 5V single supply, single TTL clock • Four channel DMA controls with priority DMA request acknowledge functions • DMA enable/disable, automatic initialization enable/dis- able, address increment/decrement programmability for each cannel • Programmable DREQ input and DACK output logic polarity • Direct connecting permits easy DMA channel expansion.
Published: |