Datasheet4U Logo Datasheet4U.com

MC14522B - Presettable 4-Bit Down Counters

Description

Preset Enable (Pin 3)

If Reset is low, a high level on the Preset Enable input asynchronously loads the counter with the programmed values on P0, P1, P2, and P3.

A high level on the Inhibit input pre

vents the Clock from decrementing the counter.

Features

  • 50% VSS tf VDD VSS ANY Q 50% VSS tPHL 50% Figure 7. Figure 8. VALID tr PRESET ENABLE 90% 50% 10% tPHL tPLH PRESET ENABLE “0” 50% tw 50% VSS tf VDD GND ANY P 50% VSS tsu th VDD VDD Figure 9. Figure 10.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MOTOROLA SEMICONDUCTOR TECHNICAL DATA Presettable 4-Bit Down Counters The MC14522B BCD counter and the MC14526B binary counter are constructed with MOS P–channel and N–channel enhancement mode devices in a monolithic structure. These devices are presettable, cascadable, synchronous down counters with a decoded “0” state output for divide–by–N applications. In single stage applications the “0” output is applied to the Preset Enable input. The Cascade Feedback input allows cascade divide–by–N operation with no additional gates required. The Inhibit input allows disabling of the pulse counting function. Inhibit may also be used as a negative edge clock.
Published: |