Datasheet4U Logo Datasheet4U.com

MC74LCX373 - LOW-VOLTAGE CMOS OCTAL TRANSPARENT LATCH

Features

  • 0 (0.25) M B M D 20 PL J M 0.010 (0.25) T A S B S F R X 45° C.
  • T G 18 PL.

📥 Download Datasheet

Datasheet preview – MC74LCX373

📁 Similar Datasheet

  • MC74LCX373 - LOW-VOLTAGE CMOS OCTAL TRANSPARENT LATCH (ON Semiconductor)
  • MC74LCX374 - Low-Voltage CMOS Octal D-Type Flip-Flop (ON Semiconductor)
  • MC74LCX32 - Low-Voltage CMOS Quad 2-Input OR Gate (ON Semiconductor)
  • MC74LCX00 - Low-Voltage CMOS Quad 2-Input NAND Gate (ON Semiconductor)
  • MC74LCX02 - Low-Voltage CMOS Quad 2-Input NOR Gate (ON Semiconductor)
  • MC74LCX04 - Low-Voltage CMOS Hex Inverter (ON Semiconductor)
  • MC74LCX06 - Low-Voltage CMOS Hex Inverter (ON Semiconductor)
  • MC74LCX07 - Low-Voltage CMOS Hex Buffer (ON Semiconductor)
  • MC74LCX08 - Low-Voltage CMOS Quad 2-Input AND Gate (ON Semiconductor)
  • MC74LCX125 - Low-Voltage CMOS Quad Buffer (ON Semiconductor)
Other Datasheets by Motorola
  • MC74LCX374 - LOW-VOLTAGE CMOS OCTAL D-TYPE FLIP-FLOP
  • MC74LCX32 - LOW-VOLTAGE CMOS QUAD 2-INPUT OR GATE
  • MC74LCX38 - LOW-VOLTAGE CMOS QUAD 2-INPUT NAND GATE OPEN DRAIN
  • MC74LCX00 - Low-Voltage CMOS Quad 2-Input NAND Gate
  • MC74LCX02 - LOW-VOLTAGE CMOS QUAD 2-INPUT NOR GATE
  • MC74LCX04 - LOW-VOLTAGE CMOS HEX INVERTER
  • MC74LCX05 - LOW-VOLTAGE CMOS HEX INVERTER OPEN DRAIN
  • MC74LCX08 - LOW-VOLTAGE CMOS QUAD 2-INPUT AND GATE

Full PDF Text Transcription

Click to expand full text
MOTOROLA SEMICONDUCTOR TECHNICAL DATA Low-Voltage CMOS Octal Transparent Latch With 5V-Tolerant Inputs and Outputs (3-State, Non-Inverting) MC74LCX373 The MC74LCX373 is a high performance, non–inverting octal transparent latch operating from a 2.7 to 3.6V supply. High impedance TTL compatible inputs significantly reduce current loading to input drivers while TTL compatible outputs offer improved switching noise performance. A VI specification of 5.5V allows MC74LCX373 inputs to be safely driven from 5V devices. The MC74LCX373 contains 8 D–type latches with 3–state outputs. When the Latch Enable (LE) input is HIGH, data on the Dn inputs enters the latches. In this condition, the latches are transparent, i.e., a latch output will change state each time its D input changes.
Published: |