Datasheet4U Logo Datasheet4U.com

MPC2104 - 512KB and 1MB BurstRAM

Description

of the cache module.

This EEPROM will be available on future revisions of the module family.

The module family pinout will support 5 V and 3.3 V components for a clear path to lower voltage and power savings.

Features

  • CWE7 A2.
  • A14 G E DQ0.
  • DQ7 W.

📥 Download Datasheet

Datasheet preview – MPC2104
Other Datasheets by Motorola

Full PDF Text Transcription

Click to expand full text
MOTOROLA SEMICONDUCTOR TECHNICAL DATA Order this document by MPC2104/D Advance Information 256KB and 512KB BurstRAM™ Secondary Cache Modules for PowerPC™ PReP/CHRP Platforms The MPC2104/5/6/7 are designed to provide burstable, high performance L2 cache for the PowerPC 60x microprocessor family in conformance with the PowerPC Reference Platform (PReP) and the PowerPC Common Hardware Reference Platform (CHRP) specifications. These products utilize synchronous or asynchronous data RAMs. The MPC2104, MPC2105, and MPC2106 utilize synchronous BurstRAMs. The modules are configured as 32K x 72, 64K x 72, and 128K x 72 bits in a 182 (91 x 2) pin DIMM format. The MPC2104 uses four of Motorola’s 5 V 32K x 18; the MPC2105 uses four of the 5 V 64K x 18; the MPC2106 uses eight of the 5 V 64K x 18.
Published: |